IITB RISC ’22 - A Multi-cycle Processor

• Designed a 16 bit multi-cycle processor with 8 registers and its hardware flowcharts and control words
• Developed a datapath and a VHDL description for each component and interfaced the components.

Github Repository